SLVS038G – JANUARY 1989 – REVISED FEBRUARY 2008

- **Optimized for Off-Line and dc-to-dc Converters**
- **Low Start-Up Current (<1 mA)**
- **Automatic Feed-Forward Compensation**
- **Pulse-by-Pulse Current Limiting**
- **Enhanced Load-Response Characteristics**
- **Undervoltage Lockout With Hysteresis**
- **Double-Pulse Suppression**
- **High-Current Totem-Pole Output**
- **Internally Trimmed Bandgap Reference**
- **500-kHz Operation**
- **Error Amplifier With Low Output Resistance**
- **Designed to Be Interchangeable With UC2842 and UC3842 Series**

D PACKAGE
(TOP VIEW)



NC – No internal connection

D-8 OR P PACKAGE
(TOP VIEW)



description/ordering information

The TL284x and TL384x series of control integrated circuits provide the features that are necessary to implement off-line or dc-to-dc fixed-frequency current-mode control schemes, with a minimum number of external components. Some of the internally implemented circuits are an undervoltage lockout (UVLO), featuring a start-up current of less than 1 mA, and a precision reference trimmed for accuracy at the error amplifier input. Other internal circuits include logic to ensure latched operation, a pulse-width modulation (PWM) comparator (that also provides current-limit control), and a totem-pole output stage designed to source or sink high-peak current. The output stage, suitable for driving N-channel MOSFETs, is low when it is in the off state.

Major differences between members of these series are the UVLO thresholds and maximum duty-cycle ranges. Typical UVLO thresholds of 16 V (on) and 10 V (off) on the TLx842 and TLx844 devices make them ideally suited to off-line applications. The corresponding typical thresholds for the TLx843 and TLx845 devices are 8.4 V (on) and 7.6 V (off). The TLx842 and TLx843 devices can operate to duty cycles approaching 100%. A duty-cycle range of 0 to 50% is obtained by the TLx844 and TLx845 by the addition of an internal toggle flip-flop, which blanks the output off every other clock cycle.

The TL284x-series devices are characterized for operation from –40°C to 85°C. The TL384x devices are characterized for operation from 0°C to 70°C.

functional block diagram



† The toggle flip-flop is present only in TL2844, TL2845, TL3844, and TL3845.
Pin numbers shown are for the D (14-pin) package.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage (see Note 1) (I_{CC} < 30 mA) . . . . . Self limiting
Analog input voltage range, V_I (VFB and ISENSE) . . . . . –0.3 V to 6.3 V
Output voltage, V_O (OUTPUT) . . . . . 35 V
Input voltage, V_I, (VC, D package only) . . . . . 35 V
Supply current, I_{CC} . . . . . 30 mA
Output current, I_O . . . . . ±1 A
Error amplifier output sink current . . . . . 10 mA
Package thermal impedance, θ_{JA} (see Notes 2 and 3): D package . . . . . 86°C/W
D-8 package . . . . . 97°C/W
P package . . . . . 85°C/W
Virtual junction temperature, T_J . . . . . 150°C
Output energy (capacitive load) . . . . . 5 μJ
Lead temperature, 1,6 mm (1/16 inch) from case for 10 seconds . . . . . 260°C
Storage temperature range, T_{stg} . . . . . –65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to the device GND terminal.
2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) – T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can impact reliability.
3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

			MIN	NOM	MAX	UNIT
V_{CC} and VC‡	Supply voltage				30	V
V_I, RT/CT	Input voltage		0		5.5	V
V_I, VFB and ISENSE	Input voltage		0		5.5	V
V_O, OUTPUT	Output voltage		0		30	V
V_O, POWER GROUND‡	Output voltage		–0.1		1	V
I_{CC}	Supply current, externally limited				25	mA
I_O	Average output current				200	mA
$I_{O(ref)}$	Reference output current				–20	mA
f_{osc}	Oscillator frequency			100	500	kHz
T_A	Operating free-air temperature	TL284x	–40		85	°C
		TL384x	0		70	

‡ These recommended voltages for VC and POWER GROUND apply only to the D package.

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 15 V (see Note 4), R_T = 10 kΩ, C_T = 3.3 nF (unless otherwise specified)

reference section

PARAMETER	TEST CONDITIONS	TL284x			TL384x			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
Output voltage	I_O = 1 mA, T_A = 25°C	4.95	5	5.05	4.9	5	5.1	V
Line regulation	V_{CC} = 12 V to 25 V		6	20		6	20	mV
Load regulation	I_O = 1 mA to 20 mA		6	25		6	25	mV
Temperature coefficient of output voltage			0.2	0.4		0.2	0.4	mV/°C
Output voltage with worst-case variation	V_{CC} = 12 V to 25 V, I_O = 1 mA to 20 mA	4.9		5.1	4.82		5.18	V
Output noise voltage	f = 10 Hz to 10 kHz, T_A = 25°C		50			50		μV
Output-voltage long-term drift	After 1000 h at T_A = 25°C		5	25		5	25	mV
Short-circuit output current		–30	–100	–180	–30	–100	–180	mA

† All typical values are at T_A = 25°C.
NOTE 4: Adjust V_{CC} above the start threshold before setting it to 15 V.

oscillator section

PARAMETER	TEST CONDITIONS	TL284x			TL384x			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
Oscillator frequency (see Note 5)	T_A = 25°C	47	52	57	47	52	57	kHz
Frequency change with supply voltage	V_{CC} = 12 V to 25 V		2	10		2	10	Hz/kHz
Frequency change with temperature			50			50		Hz/kHz
Peak-to-peak amplitude at RT/CT			1.7			1.7		V

† All typical values are at T_A = 25°C.
NOTES: 4. Adjust V_{CC} above the start threshold before setting it to 15 V.
5. Output frequency equals oscillator frequency for the TLx842 and TLx843. Output frequency is one-half the oscillator frequency for the TLx844 and TLx845.

error-amplifier section

PARAMETER	TEST CONDITIONS	TL284x			TL384x			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
Feedback input voltage	COMP at 2.5 V	2.45	2.50	2.55	2.42	2.50	2.58	V
Input bias current			–0.3	–1		–0.3	–2	μA
Open-loop voltage amplification	V_O = 2 V to 4 V	65	90		65	90		dB
Gain-bandwidth product		0.7	1		0.7	1		MHz
Supply-voltage rejection ratio	V_{CC} = 12 V to 25 V	60	70		60	70		dB
Output sink current	VFB at 2.7 V, COMP at 1.1 V	2	6		2	6		mA
Output source current	VFB at 2.3 V, COMP at 5 V	–0.5	–0.8		–0.5	–0.8		mA
High-level output voltage	VFB at 2.3 V, R_L = 15 kΩ to GND	5	6		5	6		V
Low-level output voltage	VFB at 2.7 V, R_L = 15 kΩ to GND		0.7	1.1		0.7	1.1	V

† All typical values are at T_A = 25°C.
NOTE 4: Adjust V_{CC} above the start threshold before setting it to 15 V.

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 15 V (see Note 4), R_T = 10 kΩ, C_T = 3.3 nF (unless otherwise specified) (continued)

current-sense section

PARAMETER	TEST CONDITIONS		TL284x			TL384x			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
Voltage amplification	See Notes 6 and 7		2.85	3	3.13	2.85	3	3.15	V/V
Current-sense comparator threshold	COMP at 5 V,	See Note 6	0.9	1	1.1	0.9	1	1.1	V
Supply-voltage rejection ratio	V_{CC} = 12 V to 25 V,	See Note 6		70			70		dB
Input bias current				–2	–10		–2	–10	μA
Delay time to output				150	300		150	300	ns

† All typical values are at T_A = 25°C.

NOTES: 4. Adjust V_{CC} above the start threshold before setting it to 15 V.
6. These parameters are measured at the trip point of the latch, with VFB at 0 V.
7. Voltage amplification is measured between ISENSE and COMP, with the input changing from 0 V to 0.8 V.

output section

PARAMETER	TEST CONDITIONS		TL284x			TL384x			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
High-level output voltage	I_{OH} = –20 mA		13	13.5		13	13.5		V
	I_{OH} = –200 mA		12	13.5		12	13.5		
Low-level output voltage	I_{OL} = 20 mA			0.1	0.4		0.1	0.4	V
	I_{OL} = 200 mA			1.5	2.2		1.5	2.2	
Rise time	C_L = 1 nF,	T_A = 25°C		50	150		50	150	ns
Fall time	C_L = 1 nF,	T_A = 25°C		50	150		50	150	ns

† All typical values are at T_A = 25°C.

NOTE 4: Adjust V_{CC} above the start threshold before setting it to 15 V.

undervoltage-lockout section

PARAMETER		TL284x			TL384x			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
Start threshold voltage	TLx842, TLx844	15	16	17	14.5	16	17.5	V
	TLx843, TLx845	7.8	8.4	9	7.8	8.4	9	
Minimum operating voltage after startup	TLx842, TLx844	9	10	11	8.5	10	11.5	V
	TLx843, TLx845	7	7.6	8.2	7	7.6	8.2	

† All typical values are at T_A = 25°C.

NOTE 4: Adjust V_{CC} above the start threshold before setting it to 15 V.

pulse-width-modulator section

PARAMETER		TL284x			TL384x			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
Maximum duty cycle	TLx842, TLx843	95	97	100	95	97	100	%
	TLx844, TLx845	46	48	50	46	48	50	
Minimum duty cycle				0			0	

† All typical values are at T_A = 25°C.

NOTE 4: Adjust V_{CC} above the start threshold before setting it to 15 V.

APPLICATION INFORMATION



NOTE A: Error amplifier can source or sink up to 0.5 mA.

Figure 1. Error-Amplifier Configuration



NOTE A: Peak current (I_S) is determined by the formula:

$$I_{S(max)} = \frac{1\ V}{R_S}$$

A small RC filter formed by resistor R_f and capacitor C_f may be required to suppress switch transients.

Figure 2. Current-Sense Circuit



NOTE A: For $R_T > 5\ k\Omega$: $f \approx \frac{1.72}{R_T C_T}$

Figure 3. Oscillator Section

APPLICATION INFORMATION



Figure 4



Figure 5

open-loop laboratory test fixture

In the open-loop laboratory test fixture (see Figure 6), high peak currents associated with loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to the GND terminal in a single-point ground. The transistor and 5-kΩ potentiometer sample the oscillator waveform and apply an adjustable ramp to the ISENSE terminal.



Figure 6. Open-Loop Laboratory Test Fixture

APPLICATION INFORMATION

shutdown technique

The PWM controller (see Figure 7) can be shut down by two methods: either raise the voltage at ISENSE above 1 V or pull the COMP terminal below a voltage two diode drops above ground. Either method causes the output of the PWM comparator to be high (refer to block diagram). The PWM latch is reset dominant so that the output remains low until the next clock cycle after the shutdown condition at the COMP or ISENSE terminal is removed. In one example, an externally latched shutdown can be accomplished by adding an SCR that resets by cycling V_{CC} below the lower UVLO threshold. At this point, the reference turns off, allowing the SCR to reset.



Figure 7. Shutdown Techniques

A fraction of the oscillator ramp can be summed resistively with the current-sense signal to provide slope compensation for converters requiring duty cycles over 50% (see Figure 8). Note that capacitor C forms a filter with R2 to suppress the leading-edge switch spikes.



Figure 8. Slope Compensation